Abstract-The decoupling of the capacitor voltage and inductor current has been shown to improve significantly the dynamic performance of voltage source inverters in standalone applications. However, the computation and pulse width modulation delays still limit the achievable bandwidth. In this paper, a discrete-time domain modeling of an LC plant with consideration of delay and sample-and-hold effects on the state feedback cross-coupling decoupling is derived. From this plant formulation, current controllers with wide bandwidth and good relative stability properties are developed. Two controllers based on lead compensation and Smith predictor design, respectively, are obtained. Subsequently, the voltage regulator is also designed for a wide bandwidth, which permits the inclusion of resonant filters for the steady-state mitigation of odd harmonics at nonlinear unbalance load terminals. Discrete-time domain implementation issues of an antiwind up scheme are discussed as well, highlighting the limitations of some discretization methods. Extensive experimental results, including a short-circuit test, verify the theoretical analysis.
T HE design of voltage and current regulators for voltage source inverters (VSIs) intended for standalone applications, i.e., islanded microgrids or uninterruptible power supply (UPS) systems, should aim to achieve good performance during steady-state and transient conditions. This means the system should be operated with wide stability margins. The poor dynamics of these regulators are responsible for degraded performance of the overall control system. Thus, effective control design and implementation of the regulators is mandatory. In this context, the following four general requirements are usually imposed on any current or voltage regulator [1] : 1) to achieve zero steady-state error; 2) to accurately track the commanded reference and reject any disturbance; 3) to widen the closed-loop control bandwidth as much as possible to achieve fast transient response; 4) to reduce the total harmonic distortion by compensating for low-order harmonics. Mandatory requirements specifically for ac power supply/UPS systems are fault and peak current protection [2] .
A possible design of voltage or current regulators is based on proportional resonant (PR) controllers in the αβ stationary reference frame. This structure is equivalent to two proportional integral controllers, one for the positive and the other for the negative sequence in the synchronous reference frame [3] . Independently of the PR controller structure, the effect of delays and voltage coupling in standalone applications should be carefully considered in the design stage. In particular, as proved in a recent publication [4] , the coupling between the capacitor voltage and inductor current in VSIs with an LC output filter, which is usually the case in the UPS systems [5] , degrades the dynamics of the inner regulators.
A possible approach for the analysis is based on s-domain models, which are useful as they improve the general perception of the dynamic behavior of pulse width modulators [6] . Subsequently, the design of the regulators in the s-domain is followed by their discretization. However, the mapping from the s-domain to the z-domain can introduce some discrepancy, depending on the discretization method used [5] , [7] . On the other hand, the direct design of digital compensators in the discretetime domain provides more accuracy, being able to capture the sampling effects. In fact, the transformation of the system in the discrete-time domain by means of z-transform or discretetime modeling in state-space form allows the sample-and-hold effect and time lag to be treated accurately [8] [9] [10] [11] , without the need of using the approximated rational transfer functions (TFs) of the delay [12] . Moreover, the methodology presented in [13] allows the cross-coupled state equations of a system with coupled variables and multiple feedback paths to be derived, following a discretization approach. This is the approach to be used in order to correctly represent the coupling between the controlled states. In general, other advantages can be identified for direct 0885 -8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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design in the z-domain: 1) design for direct discrete-time pole placement [14] , [15] ; 2) improved dynamic performance and robustness of the regulators [16] , especially if the ratio of the sampling frequency to the fundamental frequency is low [14] or the current regulator is tuned for a very wide bandwidth [17] . Accordingly, z-domain modeling is considered convenient for an accurate design. Usually, when voltage decoupling is performed, the influence of compensating for computation and pulse width modulation (PWM) delays on the state feedback decoupling path is not taken into account. In fact, in previous works, the decoupling of the controlled states does not take into account the effect of computation and PWM delays when performed. Specifically, state feedback decoupling has often been used for decoupling the cross coupling caused by the implementation of current controllers in the synchronous reference frame [1] , for decoupling the back EMF effect in dc [18] and ac drives [19] (resulting in a current control strategy independent of the speed), and for decoupling current and voltage states in dc-dc converters [20] and UPS systems [4] , [21] . Nevertheless, in these applications the decoupling is analyzed in the continuous time domain. Because the delays introduced by the discrete-time modeling are not present, the resulting model used to design and analyze the inner current loop is simply the model of an RL load. This is equivalent to consider the decoupling as ideal. Nevertheless, system delays significantly degrade the performance of state feedback decoupling. As proved in [4] , the state feedback decoupling action can be improved by leading the capacitor voltage on the state feedback decoupling path. Moreover, the possibility to widen the current loop bandwidth either by means of a lead compensator on the forward path or a Smith predictor structure has not previously been investigated, and is the main purpose of this work. To the best of the authors' knowledge, no deep analyses in the discrete-time domain have been previously provided for these kinds of techniques. As will be shown in this paper, both structures allow good dynamics properties to be achieved as the controller bandwidth is widened. However, the way these techniques aim at compensating for system delays is different. Specifically, the lead compensator adds an additional degree of freedom to the system in order to directly locate the poles of the closed-loop controller TF. On the other hand, the Smith predictor structure permits the design of the controller based on the undelayed model of the physical plant by building a parallel model, which cancels the system delay. As the current regulator dynamics are enhanced, the voltage loop dynamics are widened as well. In this paper, it is shown how an accurate modeling of the delay effects in decoupling leads to a better control design and dynamics assessment.
A model in the discrete-time domain that takes into account the coupling of the capacitor voltage with the inductor current, even if voltage decoupling is performed, is derived analytically. This model is shown to better represent the physical system being addressed. It is important to note that even without the one sample delay introduced by computation, the sample-andhold effect is still present and limits the achievable bandwidth, thus reducing the benefits introduced by the decoupling. The effect of widening the inner current loop bandwidth by means of two techniques based on a lead compensator structure and Smith predictor is proposed. Finally, the results obtained for the current loop analysis are applied to design the voltage loop, based on the Nyquist criterion. A straightforward mathematical formulation to select the fundamental integral gain of the resonator by moving the zeros of the controller to the real axis is used for practical design. This paper is organized as follows. In Section III, the model in the discrete-time domain which takes into account the coupling of the controlled states is derived. The devised model is compared with the simplified formulation based on an RL load and the main differences are discussed. In Section IV, the inner loop current control with state feedback voltage decoupling is analyzed. Two techniques aimed to widen the bandwidth of the current regulator, based on a lead compensator structure and Smith predictor, are proposed and compared. Subsequently, in Section V, a PR voltage controller design is proposed based on the design of the current regulator with wide bandwidth. Detailed design and tuning is provided according to the Nyquist criterion. Moreover, discretization issues of an antiwind up scheme for the voltage regulator are analyzed. In Section VI, the theoretical solution is supported by experimental results, verifying their compliance with the IEC 62040 normative for UPS systems.
II. SYSTEM DESCRIPTION
In standalone applications, the VSI is implemented with an LC filter at its output. In general, it operates in voltage control mode with the capacitor voltage and inductor currents being the controlled states. Fig. 1 shows the block diagram representation including a three-phase power converter with its inner loops. The inner current loop has to track the commands provided by the outer voltage loop and to ensure disturbance rejection within its bandwidth [17] , [22] .
The simplified block diagram representation of the closedloop system is shown in Fig. 2 , where V reference vectors, respectively, and I oαβ = I oα + jI oβ is the output current vector, which acts as a disturbance to the system. G i (z) and G v (z) represent the current and voltage regulators TFs in the discrete-time domain. There is one sample computational delay associated with the implemented regular sampled symmetrical PWM strategy, i.e., the time required to compute the duty-cycle control signal [9] , [23] . G dec (z) is the TF related to the decoupling of the cross-coupling controlled states. The capacitor C f = 3C is the equivalent capacitance of a Y connection configuration.
III. DISCRETE-TIME DOMAIN PLANT MODELING
As voltage decoupling is performed, higher damping is achieved with less overshoot for a given bandwidth [4] . If it was possible to exactly decouple (cancel) the capacitor coupling, the system would become not dependent on the load impedance and the physical plant could be represented by an RL load. In this case, the modeling in the discrete-time domain is based on the z-transform of the part of the plant related to the inductor current G p (s) along with the sample-and-hold effect [10] , leading to
where I Lαβ (z) and V iαβ (z) are the inductor current and input voltage in the z-domain, respectively; τ p = L f /R f is the plant time constant. However, the coupling effect introduced by the second-order LC filter cannot be neglected because of computation and PWM delays, which are not fully compensated for on the state feedback decoupling path. Even without the one sample delay introduced by computation, the latch interface is still present, not allowing the complete decoupling of the controlled states. The effect of capacitor voltage in the dynamics should be considered in the design stage [24] . For this reason, a model which reflects this effect has been developed. The general methodology, here reported, is similar to that applied in [13] .
Step 1: Model and derive the ordinary differential equations (ODEs) of the system; Step 2: Form the Laplace transform of the ODEs including the effects of initial conditions;
Step 3: Form a step input for the latched manipulated input;
Step 4: Find the continuous time step response solution;
Step 5: Find the response at the next sampling instant;
Step 6: Generalize the solution for arbitrary sampling instants (kT ); Step 7: Form eventually the correspondent TF in the discretetime domain. With reference to Fig. 3 and neglecting the disturbance i o (t), the ODEs of the system are as follows:
The equivalent series resistance (ESR) of the filter capacitor C f is not considered in the model, since its effect appears far above the frequency range of concern [25] , it is usually small and has little effect in dynamics. The system in (2) is transformed in the Laplace domain, including the effects of initial conditions, fundamental to derive the cross-coupled state equations. The sample-and-hold effect is modeled as V i (s) = v i (t = 0)/s (input modeled as steps). In particular the relationships between the states are
where
where ω n is the natural frequency of the plant and ξ is the damping factor. Then, the inverse Laplace transform is applied to (3) and (4). The continuous time step response is generalized for arbitrary sampling instants, followed by the transformations to the z-domain and αβ stationary reference frame. More details are provided in the Appendix. The cross-coupled state equations are thus obtained 
is the applied voltage to the model after the voltage capacitor coupling effect in a block diagram representation. It can be clearly seen that the model of the RL load in (7) takes into account the effect of the coupling with the output capacitor by including C f .
Similarly, the relationship between I Lαβ (z) and V C αβ (z) can be derived, additional details are provided in the Appendix, as follows:
The block diagram in Fig. 4 shows the complete system here derived, highlighting (7). The closed-loop frequency responses of (1) and (7) with a P controller as a current regulator are shown in Fig. 5 , considering voltage decoupling. The parameters used are reported in Tables II and III . The key point is that because of the coupling with the output capacitor, which is modeled by (7), a lower gain is achieved at low frequencies. This model justifies the higher steady-state error observed in both simulation and experiments than with the continuous-time model and the discrete-time one based on (1). For this reason, the plant model in Fig. 4 should be used to design and to analyze the system (7), and a P controller with k p I = 5.54, neglecting the one sample delay. 
A. Validation of the Plant Model by Simulation
The derived model is validated in simulation. With reference to Fig. 2 , the block diagram representation of an LC filter only without the current controller is considered (see Fig. 6 ), using the system parameters in Table II . A discrete-time sinusoidal input voltage is provided as input to the LC filter via a latch interface. For a better understanding, the one sample delay is neglected in this test. The simulation is performed at no load. To effectively validate (7) and (9), the LC filter in Fig. 6 is modeled in two different ways: 1) By using elementary TFs Simulink blocks for L f , R f , the integrator terms 1/s, and C f . The latch interface is modeled by using a zero-order hold (ZOH) block. 2) By replacing 1/(L f s + R f ) and the latch interface with (7) . Additionally, 1/(C f s) is replaced by (9) . This is equivalent to test the block diagram in Fig. 4 . The inductor current and capacitor voltage provided by the two models are compared. With reference to Fig. 7 , there is Fig. 9 . Inductor current-comparison of modeling: pulse width modulated simulation; current simulated by using the derived model in the natural reference frame (block diagram showed in Fig. 4 ).
a perfect match at the sampling instants between the inductor current provided by the two models. It should be noted only model 2 provides access to the inductor current as an internal state. This is a key issue for design purposes. With reference to Fig. 8 , the capacitor voltage simulated using the discrete-time model (see Fig. 4 ) is equal (at the sampling instants) to the capacitor voltage simulated using the continuous-time model. A more rigorous validation is based on applying, in an open loop, the actual pulse width modulated voltage provided by a three-phase power converter to an LC filter at no load conditions. Again, the one sample delay is not included in the analysis. In order to mitigate nonlinearity effects introduced by PWM, the physical parameters in Table I are used to perform the simulation. The results are compared with those provided by the model based on (7) and (9) .
With reference to Figs. 9 and 10, it can be seen that the average value of the controlled states provided by the two models are equivalent. In fact, by using synchronous sampling, the average value, mainly of the inductor current, is used for control purposes. All these results demonstrate the correctness of the devised model, which can be used for design purposes.
To investigate the effect of the latch interface and one sample delay on the closed-loop TF, three different models with the inner current loop only and a P controller as a regulator are considered (see Figs. 11, 13, and 15) . The parameters given in Tables II and III are used for analysis. As the latch interface and one sample delay are neglected [see Fig. 11(a) ], the physical system as seen from the controller simplifies to an RL load [see Fig. 11(b) ]. This means the state feedback decoupling path perfectly cancels out the physical coupling of the capacitor voltage. As a consequence, the reference current is properly tracked with almost zero steady-state error (see Fig. 12 ). On 
the other hand, as the latch interface is included (see Fig. 13 ) the steady-state error between the reference and real inductor current increases (see Fig. 14) . Given the reference current at f = 50 Hz in α-axis i * α = 5 A, the real inductor current is i α = 3.68 A. This means i α = 0.736 i * α , which corresponds to -2.68 dB, is in accordance with the frequency-response analysis at 50 Hz of Fig. 5 . Additionally, with reference to Fig. 15 , the combined effect of the one sample delay and latch interface can be seen. An even higher steady-state error is observed (see Fig. 16 ), limiting the current loop control bandwidth. As Figs. 13 and 15 implement the plant modeling previously verified in Figs. 7 and 8, it can be concluded that state feedback decoupling is far from being ideal. Thus, a design procedure based on (7) and (9) provides a more accurate pole placement.
IV. CURRENT REGULATOR DESIGN
Since voltage and current regulators are built in a cascade control configuration, serial tuning can be used for design purposes. For this reason, the loop characterized by the fastest dynamics is the first to be designed according to system requirements [26] . The proportional gain k pI of the current regulator is selected to achieve the desired bandwidth (f bw ), which in principle has to be much wider than the outer loops [27] . The reason is to avoid interactions between the outer and the inner loops. Moreover, the closed-loop controller bandwidth is mainly limited by the computation and PWM delays [15] . This limitation is overcome by implementing techniques aimed at compensating for the system delays. In this paper, it is shown that the current control bandwidth can be designed for a third of the sampling frequency with wide stability margins, either by the means of a P controller + Smith predictor or a P controller along with a lead compensator structure. The physical and control parameters for the current loop used both in simulation and in laboratory tests are presented in Tables II and III. A simple P controller for the inner current loop, with a decoupling TF G dec (z) = 1 (see Fig. 2 ) and the discrete-time model based on (7) are considered, as shown in the block diagram of Fig. 17 .
The closed-loop TF of the inner current loop in Fig. 17 is where
For the system parameters given in Table II , the root locus is shown in Fig. 18 . It can be stated that, because of the delay, there is a limitation in the gain to achieve system dynamics with enough damping. There are two poles and just one variable (k pI ), which can change their locations. It is clear that it is not possible to place the roots at any desired location. The designed gain to achieve a damping of ξ = 0.707 is k pI = 5.54, as presented in Table III .
To widen the system bandwidth and still achieve a reasonable damped closed-loop response, it is possible to design a lead compensator as shown in Fig. 19 , also referred to as "delay prediction and feedback" [15] .
The closed-loop TF becomes
where k L is the lead compensator gain. The poles of this TF must satisfy the following relationship: where p 1 , and p 2 are the desired pole locations defined as
Solving the system leads to
For the case ω nCL = 2π2400 rad/s and ξ CL = 0.707, the poles are located at p 1,2 = 0.166 ± j0.301 and the bandwidth of the system is f bw = 3.1 kHz. The controller and lead compensator gains are presented in Table III . The resulting root locus with the lead compensator is shown in Fig. 20 . The poles locations are more on the left compared with the previous case, as shown in Fig. 18 , which means the system is faster [13] . Therefore, the proposed technique provides a wider bandwidth for the same damping factor.
As shown in Fig. 21 , the system with the lead compensator is much more damped around the desired bandwidth.
The sensitivity to changes in the plant parameters is investigated. The system is less sensitive to variations of the ESR of the inductor (see Fig. 22 ) than to changes in the inductance value. The eigenvalue migration as the inductance value changes is shown in Fig. 23 . Another technique aimed at widening the bandwidth of the current regulator while still achieving good dynamic properties is based on the Smith predictor structure [28] . The basic idea is to build a parallel model that cancels the system delay (see Fig. 24 ). In this way, the design of the controller can be performed by using the undelayed model of the plant. Robustness issues must be considered with this method. If there is any model error, especially in the delay itself, the Smith predictor can degrade the system performance. These aspects are verified in the experiments by changing the predicted values of the plant and computation delay. The root locus of the system is shown in Fig. 25 . In detail, the closed-loop pole corresponding to f bw = 3.1 kHz is highlighted and the correspondent gain is reported also in Table II . Since the undelayed model of the plant is considered, the design is made for a first-order system.
For the same damping, the system response can be made faster than the model with the lead compensator, as can be seen by the step response in Fig. 26 .
V. VOLTAGE REGULATOR DESIGN
The voltage regulator is based on PR controllers with a lead compensator structure. The inner current loop is based on a P controller, e.g., employed in [29] and [25] , along with Smith predictor. The addition of resonant filters provides a good steadystate tracking of the fundamental component and mitigates the main harmonics associated with nonlinear loads. The gains of the system are selected to provide also a good dynamic response when the system is tested according to the requirements imposed by the normative for islanded systems. The voltage regulator TF is
The proportional gain k pV determines the bandwidth of the voltage regulator. In order for the cascaded loops to be effective, the inner current loop time constant should be lower than that • of the voltage loop by one-fourth up to one-tenth [30] . As the effects of the delays are well compensated with the proposed P + Smith predictor for the inner controller, high bandwidth with wide stability margins is achieved. This allows the selection of a low outer over inner bandwidth ratio. According to [30] the minimum ratio is chosen and thus the voltage regulator is designed for around 700 Hz of bandwidth. The phase-leading angles at each harmonic frequency are set such that the trajectories of the open loop system on the Nyquist diagram, with the PR regulators at fundamental, fifth and seventh harmonics, guarantee a sensitivity peak 1/η lower than a threshold value [31] . In this paper, the threshold has been set to η = 0.6 at no-load condition. After calculating the phase-leading angles, the fundamental resonant gain k iV ,1 is selected in order to have a fast response to changes in the fundamental component. Equation (15) can be rewritten just for the resonant controller at fundamental, leading to the second-order system 
where the lower bound of the inequality refers to K = 1, with the damping factor ƺ crit = 1. For the phase-leading angle at fundamental frequency ϕ 1 = 3.3
• , the gain is k iV ,1 = 126. The upper bound is set by k iV ,1 values, which do not significantly degrade the relative stability of the closed-loop system.
The harmonic resonant gains are selected to have reduced transient oscillations [32] , as well as to fulfill the requirements set by the IEC 62040 standard for UPS systems (see Table IV) In Fig. 27 , the Nyquist diagram of the system in Fig. 2 with the parameters of Table III is shown. The inverse of the sensitivity peak, i.e., η, is almost equal to 0.8 at no-load condition with all the harmonic resonators activated. It should be noted that the harmonic resonators at fifth and seventh do not intersect the unit circle since the voltage loop bandwidth is set much higher than the highest harmonic order of the resonant filters. 
A. Antiwind Up Scheme
A discrete antiwind up scheme must be implemented to avoid the saturation of the integral term in the voltage regulator. No antiwind up scheme is needed for the current loop since a P controller is used as a regulator. The antiwind up scheme, which is based on a feedback implementation of inverse dynamics [33] , is shown in Fig. 28 [28] .
This technique allows the states with bounded signals to be driven in any condition, i.e., also during demanding transients. This represents a major advantage compared to usual antiwind up implementations, e.g., the frozen scheme [15] .
According to [28] , the controller C(s) should be: 1) biproper, i.e., zero relative degree between the TF numerator and denominator and 2) minimum phase. If this is the case, the controller can be split into a direct feedthrough term (C ∞ ) and a strictly proper TFC(s) as
For the particular case of an ideal PR controller
(19)
In normal operation (u min <û(t) < u max ), the closed-loop TF (within the dotted line in Fig. 28 ) is equal to C(s). During saturation, the input to the controller states is bounded.
As the antiwind up scheme is implemented in the discretetime domain, the following implementation issue, not recognizable in the s-domain, must be considered. In general, the discrete-time implementation of the feedback path in normal operation (without the saturation block) takes the form in Fig. 29 . If b 0 = 0, an algebraic loop arises, which means that this antiwind up strategy cannot be implemented in real time. This is directly related to the discretization method used forC(s).
A possibility of avoiding the algebraic loop can be to use as discretization methods such as ZOH, forward Euler (FE) or zeropole matching (ZPM), which assure that b 0 = 0. As an example, the TF in the feedback path shown in Fig. 28 takes the form given in Table V for ZPM and impulse invariant. This latter cannot be used otherwise as an algebraic loop arises, even though it is usually recommended for direct implementations [7] .
In case FE is used as a discretization method, the performance of the voltage controller is degraded since zero steadystate error is not achieved [7] . This can be seen in Fig. 30 , where the frequency response of the controller discretized with these methods is shown. The gain at the resonant frequency is no more infinite if FE is used as a discretization method.
The resulting implementation with ZOH or ZPM avoids wind up after saturation and algebraic loops, without losing any basic feature of the PR control during normal operation.
Moreover, in order to get an even more damped step response during transients [5] , which corresponds to a lower gain at the resonant frequency, the following implementation is proposed. First, the coefficients a 1 and a 2 are determined by the discretization of [C(s)
p ], using ZOH for discretization in order to get an implementation which avoids algebraic loops. Then, the closed-loop TF of the system in Fig. 29 is derived as
After discretization, some errors arise at the resonant frequency. For this reason, the b 1 and b 2 coefficients should be recalculated such that the inverse dynamics implementation matches the desired resonant frequency This implementation provides zero steady-state error and a damped response after transients.
In the next section, the robustness of the controllers designed is verified via extensive experimental results performing step responses and step load changes with resistive and nonlinear loads.
VI. EXPERIMENTAL RESULTS
The power system in Fig. 1 was tested to check the theoretical analysis presented. For this purpose, a low-scale test bed has been built by using a Danfoss 2.2 kW converter, driven by a dSpace DS1006 platform. The LC filter parameters and operational information are presented in Table II . In all the tests voltage decoupling is performed as shown in Fig. 2 .
In order to compare the current loop performance with/without lead compensator schemes and Smith predictor in terms of dynamic response, a step change of the inductor current is performed. In order to achieve approximately zero steady-state error with different control structures, the reference is multiplied by a constant, which is equivalent to multiply by a gain the closed-loop TF of the inductor current. It should be noted that the dynamics of the system with the current loop only, i.e., voltage loop disabled and the current reference is generated manually, are not affected by this gain, which is also significantly lower as the bandwidth is widened. For the case with the proportional gain only (see Fig. 17 ), the step response is degraded as k pI is increased [see Fig. 31(a) and (b) ]. This result also shows that due to additional losses the setup has more damping than expected. In Fig. 31(b) , the step response is even less damped and more oscillatory for k pI = 11.58. It is clear that there is a limitation in the achievable bandwidth due to the system delays. 
Zero-pole Matching If the control structure with a lead compensator is used (see Fig. 19 ), the bandwidth can be widened in comparison to the case with just a P controller for the same k pI value, without degrading the dynamic performance. The step response for f bw = 3.1 kHz, which corresponds to k pI = 11.58, is less oscillatory than the result given in Fig. 31(b) , as shown in Fig. 32(a) . The step response is even faster if the Smith predictor, designed for the same bandwidth, is used to perform the test [see Fig. 32(b) ]. The main reason is due to the fact that the Smith predictor produces a system similar to a first-order one. These results are in accordance with the step responses shown in Fig. 26 .
The sensitivity to changes in the predicted parameters values is verified. For this purpose, the predicted inductor value L SP is set twice than the rated value [see Fig. 33(a) ]. The predicted ESR of the inductor R SP is increased by ten times [see Fig. 33(b) ]. The Smith predictor is almost insensitive to changes in R SP , while is more dependent on L SP . Nevertheless, even with huge variations in these parameters, the step response has an acceptable behavior. The predicted computation delay T dSP is changed to 0.5T s and 2T s , as can be seen in Fig. 33(c) and (d). The system becomes more oscillatory during transients, in particular if T dSP is higher than the real computation delay. A P controller with Smith predictor is chosen because computation and PWM delays are well-known deterministic parameters in this application and hence, it can be concluded that this current controller is feasible to be used as an inner current loop. For this reason all the following results (see Figs. 34-38 ) regarding the voltage loop are obtained with voltage decoupling, P + Smith predictor as a current regulator and the antiwind up scheme proposed in the previous section. The parameters of the system are presented in Table II . In Fig. 34(a) , a 100% linear step load change is shown by using just the regulator at the fundamental frequency. The results obtained are compared with the envelope of the voltage deviation v dev as reported in the IEC 62040 Standard for UPS systems [see Fig. 34(b) ]. It can be seen that the system reaches steady state in less than half a cycle after the load step change. The dynamic response is within the limits imposed by the standard. Moreover, the dynamics of the inductor current in α-axis are shown in Fig. 34(c) . These last data have been recorded in dSpace ControlDesk scopes and then plotted in Matlab. Since the capacitor voltage is sinusoidal, the inductor current is slightly distorted even in case a linear load is supplied.
A diode bridge rectifier with an LC output filter supplying a resistive load is used as nonlinear load. Its parameters are presented in Table II . A 100% nonlinear step load change is performed with and without the harmonic compensators (HC) tuned at the fifth and seventh harmonics. The results are in accordance with the IEC 62040 Standard even for linear loads, as can be seen in Figs. 35(b) and 36(b) . The correspondent inductor current in α-axis for the test performed without HC is shown in Fig. 35(c) . A similar trend for the inductor current is achieved with the HC activated. It is evident in Fig. 36(b) that the benefits of using the HC are in a lower the steady-state error.
To verify the attenuation of triplen harmonics, a 100% nonlinear unbalance (one phase open) step load change is performed, using the HC at the fundamental frequency only. The response is again in the boundaries imposed to linear loads [see Fig. 37(a) ]. The fast Fourier transform (FFT) results in Fig. 37(b) show the mitigation of the third harmonic component by a large extent, even with just the resonator tuned at the fundamental frequency. These results show the benefits of widening the bandwidth for the voltage loop, which can be achieved with the design of the inner current loop based on Smith predictor.
In order to show the performance of the antiwind up implementation, a saturated control action (current reference) along with results of a step change from rated load to overload conditions and vice versa are shown in Fig. 38(a) and (b) . The current limiter is set to 8 A as well as the saturation blocks in the antiwind up scheme. It can be noted the output of the integral is bounded because of the antiwind up scheme implemented.
VII. CONCLUSION
Recent approaches in the control of power converters working in standalone applications have proved that state-feedback decoupling allows better dynamic response to be achieved. In this context, the model derived directly in the discrete-time domain permits a clear representation of the limitations in dynamics introduced by computation and PWM delays when state feedback voltage decoupling is performed. The simulation results validate the discrete-time model developed, which allows access to the internal states of the system. In order to enhance the current controller dynamics, a P controller with a lead compensator and Smith predictor structure are implemented and compared. The implementation based on Smith predictor has been shown to provide the fastest response to changes in the reference inductor current, allowing the current loop bandwidth to be widened while still preserving good dynamic properties. The wider inner current control bandwidth permits the bandwidth of the voltage loop to be increased. A systematic design methodology based on the Nyquist criterion allows the fundamental integral gain value to be identified by means of a straightforward mathematical relationship. As the dynamics of the voltage loop are faster, an antiwind up scheme becomes even more important. The proposed design in the discrete-time domain of the antiwind up scheme based on a feedback implementation of inverse dynamics avoids algebraic loops, which could arise depending on the discretization method employed.
The overall design provides good performance both in steadystate and transient conditions. More specifically, the requirements during the transient, imposed by the UPS Standard IEC 62040, are verified according to the design proposed for the current and voltage regulators. Moreover, when a balanced or even unbalanced nonlinear load is supplied, the dynamic response is within the standards imposed to linear loads with just the compensator tuned at fundamental frequency.
APPENDIX
In this section the derivation of the first cross-coupled state equation is provided, following the step-by-step methodology provided in Section II. Moreover, the derivation of the TF V C αβ (z)/I Lαβ (z) is provided.
Equation (6) is derived as follows. First, the inverse Laplace transform applied to (3) A similar mathematical development can be performed to derive (7), starting from (4). Solving the coupling equations (6) and (7) Similarly, starting from (6) we can achieve the TF I Lαβ (z)/V iαβ (z) already including the output voltage feedback, i.e., V C αβ (z) (A.7) The derivation of (A.7) is necessary to obtain the TF V C αβ (z)/I Lαβ (z). In fact, by considering (A.6) and (A.7), the relationship between I Lαβ (z) and V C αβ (z) can be derived as
